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COUNTER 32 ATTORNEYS 
3,464,018 United States Patent Office 
,a,,,,, Au,a 2,,,, 
3,464,018 vide a digital oscillator in which all output frequencies 
DIGITALLY CONTROLLED FREQUENCY are derived from a single stable oscillator. 
SYN'BTMESIZER A further object of the present invention is to  pro- 
Rodger A. Cliff, College Park, Md., assignor to the vide a digital oscillator which produces orthogonal or 
United States of America as represented by the Admin- bi-orthogonal ontputs suitable for use with correlation 
islrator of the National Aeronautics and Space detection techniques. 
Ad~nis t ra t ion  Another object of the present invention is to provide Filed Aug. 26, 1966, Ser. No. 576,183 
Int. Cl. HO3k 3/02 a digital oscillator which will always produce a fixed 
U.S. C?. 328-61 number of cycles during telemetry burst, with a fixed 'Iairns phase between the beginning of the burst and the first 
cycle thereof. 
ABSTRACT O F  THE DISCLOSURE The digital oscillator of the present invention includes a common fixed frequency signal source (or clock) which 
A digital oscillator wherein a clock drives a first binary drives a first binary counter and several logic gates. The 
counter and associated logic gates to produce a number 15 first counter produces a number of pulse trahs (one pulse 
of pulse trains which are selectively gated through the train for each stage) having repetition rates related by 
logic gates, combined and supplied to a frequency di- the powers of 2, and characterized in that no pulses in 
vider to produce a square wave signal having a constant any of the pulse trains occur simultaneously. The pulse 
fundamental component proportional to the mean pulse trains are selectively gated through the logic gates to  a 
rate of the combined pulse train, and wherein a second 20 combining or summing circuit. The logic gates may be 
binary counter responsive to the first periodically resets controlled by a binary number, as for example, binary 
the frequency divider. digits stored in an accumulator. In any given time interval 
the resulting combined pulse train will contain a num- 
ber of pulses equal to the sum of the number of pulses 
The invention described herein was made by an em- 25 in individual ones of the pulse trains selectively gated 
ployee of the United States Government and may be throngh the logic gates to the combining circuit. 
manufactured and used by or for the Government for The resulting combined pulse train drives a second 
governmental purposes withont the payment of any roy- binary counter. The first stage of the second counter 
alties thereon or therefor. generates a square wave, irregular in width, in response 
This invention relates generally to frequency synthe- 30 to the combined pulse train, and the subsequent stages 
sizers, and more particularly to digitally controlled fre- of the second counter produce similar (irregular) square 
quency synthesizers of the type known as digital oscil- waves that have been divided down in frequency. As a 
lators. Such apparatus may be used in pulse frequency result, the average period of the irregular square wave is 
modulation (PFM) telemetry systems to produce a num- increased by dividing down through several stages of the 
ber of discrete frequencies which are transmitted serially 35 second binary counter, while the absolute deviation in 
in accordance with the format 0f.a telemetry data frame. width of each p~11se in the square wave remains the same. 
These discrete freqqencies are detected at a remote point Accordingly, the percent deviation, or relative period 
by a bank of contiguous bandpass filters or a bank of deviation error between half-cycles of the square wave, 
correlators. is reduced to a negligible amount. In this manner, it is 
Present types of digital oscillators from PFM telem- 40 possible, to the accuracy of a single stable oscillator, to 
etry systems utilize magnetic core oscillators, and provide generate a large number of discrete frequencies, linearly 
output frequencies that are only approximately known. related to the binary input number. 
The outptrt frequencies of such oscillators may drift, A third binary counter, responsive to the first, drives 
either separately or together. This characteristic makes a burst-blank control circuit which generates a burst- 
it difficult to detect exactly at which frequency the output 45 blank envelope for periodically resetting the second 
is occurring under conditions of poor signal-to-noise counter. This provides output signals of a constant num- 
ratio. In addition, prior art digital oscillators are limited, ber of cycles independent of frequency drift in the clock, 
because of practical design conditions, in the number of that begin at a predetermined time and with a predeter- 
discrete frequencies that may be generated. Typically this mined phase relationship. 
limit is z4 bits, or 16 messages. A digital oscillator pro- 50 The various features and attendant advantages of the 
dncing a larger number of discrete frequencies is desira- invention will become readily apparent from the follow- 
ble in that greater coding gain is possible, and therefore ing description when taken in conjunction with the accom- 
a worse signal-to-noise ratio may be tolerated. panying drawings, in which: 
It is further desirable for the digital oscillator to pro- FIGURE 1 is a block diagram of a digital oscillator 
vide output signals that are closely controlled as to phase 55 according to a particular embodiment of the invention; 
and frequency so that correlation detectors may be used FIGURES 2-4 are a series of waveforms useful in 
in processing the received signal. Preferably, each output understanding the operation of the digital oscillator of 
signal should be made to have either one of two distinct FIGURE 1; 
phases which may be distinguished by correlation detec- FIGURE 5 is a schematic representation of a more 
tion; that is, having outputs that form bi-orthogonal sets. 60 specific clock pulse gating arrangement which may be 
It  is, therefore, among the objects of the present in- used in conjunction with the digital oscillator of FIG- 
vention to provide a new and improved digital oscillator URE 1; 
for use with pulse freqnency modulation (PFM) systems. FIGURE 6 is a schematic representation of a polarity 
~ ~ ~ t h ~ ~  of the invention is to provide a digital switch which may be used in conjunction with the digital 
oscillator which generates a large number of discrete 65 oscillator of FIGURE 1; and 
frequencies within a PFM telemetry format. FIGURE 7 is a schematic representation of a more 
A still another object of the present invention is to  specific manner in which burst-blank control may be 
provide a digital oscillator capable of providing a large achieved. 
number of discrete frequencies which are controlled as  Referring now to the specific embodiment of the inven- 
to phase and frequency. 70 tion, in FIGURE 1 clock source 12 supplies clock pulses 
Yet another object of the present invention is to pro- of a stable fixed frequency to the input of binary counter 
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14. Clock source 12 may be any stable pulse source utilized, with an illustrated example of one such circuit 
capable of producing a pulse train of a fixed frequency, to be subsequently described. 
such as the clock source commonly used for timing pulses It is also desirable in PFM telemetry systems to pro- 
in telemetry systems. Counter 14 may be any multistage vide a digital oscillator that will produce a fixed number 
binary counter of the usual type wherein a series of inter- of cycles during a selected "burst" interval. To this end 
connected bistable elements such as flip-flops change state the output of counter 14 is coupled to a further binary 
in sequence in response to an input pulse train. Typically, counter 38, which counter may be essentially the same 
although not limiting, counter 14 may be a "ripple- type as counters 14 and 20. The output of the several 
through" type counter and may utilize SN510/511 reset- stages of counter 38 is applied to burst-blank control 
set flip-flop counter networks supplied by Texas Instru- circuit 40, with burst-blank control circuit 40 providing 
ments, Inc., Dallas, Tex., or the equivalent. Any number a control pulse of predetermined length for the resetting 
of stages may be used for counter 14, with seven stages of counter 32. This enables counter 32 to be periodically 
being representatively shown in the illustrated embodi- reset so that the number of cycles per burst of the output 
ment of FIGURE 1. of the digital oscillator of FIGURE 1 is fixed and begins 
A square wave output from each stage of binary 15 at a predetermined time and with a predetermined phase. 
counter 14 is coupled to one of clock pulse gates 16, 18, An illustrated example of circuitry to perform this func- 
20, 22, 24, 26, and 28, there being one gate for each tion is subsequently described in more detail in conjunc- 
stage of counter 14. Because of the count-down action of tion with FIGURE 7. 
counter 14, the square wave output of each stage is divided The operation of the digital oscillator of FIGURE 1 
down in frequency by a factor of 2 with respect to the 20 may be best understood in conjunction with the wave- 
output of the previous stage. In the present illustrative forms of FIGURES 2-4. FIGURE 2 illustrates the output 
embodiment it is assumed that a positive voltage (the waveforms from stages of counter 14 and the pulse trains 
positive half-cycle of a square wave) represents a logical derived therefrom. FIGURES 3 and 4 represent pulse 
"1," and the absence of a voltage (the negative half-cycle trains derived from combining circuit 30 and square wave 
of a square wave) represents a logical "0." Each flip-flop 25 appearing at various stages of counter 32, respectively. 
(or stage) of counter 14 has two outputs-a Q output The waveforms of FIGURE 2 are shown for an arhi- 
denoting the "tl:le" otltput and a a output denoting the trary time base, while the respective pulse trains or square 
"false" output. Thus the stages of counter 14 are inter- waves of FIGURES 3 and 4 are given as a function of 
connected such that their Q outputs follow a logic time in terms of clock period intervals. 
seqtlence known as a "pure binary code." It is to be un- 30 Turning now to the waveforms of FIGURE 2, it can be 
derstood, however, that other logic conventions and cir- seen that the Q o u t p ~ t s  of the second stage of counter 
cuit arrangements capable of periorming the functions of 14 ~rodllces a square wave having a repetition fate one- 
counter 14 may be utilized. half that of the first stage. Similarly, each subsequent 
Each gate 16, 18, 20, 22, 24, 26 and 28 also receive stage has a square wave output with a repetition rate one- 
as a further input, clock pulses from clock pulse source 35 half that of the preceding stage. In addition, the output 
12. There is also provided additional input terminals for of each stage is a square wave having the same repetition 
selected ones of these clock pulse gates, such as terminals rate as the Q output of that stage, but with phase inver- 
A-F, respectively. As will be subsequently discussed these sion. Waveforms as illustrated may be generated, for 
input terminals may be coupled to an accumulator 15 or example, by triggering the first stage of counter 14 with a 
related device with which the digital oscillator is to be 40 positive-going transition of the clock pulses and by trig- 
utilized. gering the subsequent stages with the positive-going transi- 
The function of clock pulse gates 16, 18, 20, 22, 24, tion of the a output of the preceding stage. 
26 and 28 is to produce pulse trains in response to the FIGURE 2 also shows the relationship of the pulse 
square wave outputs of corresponding stages of counter trains out of the gates associated with each stage of 
14. The gating action is such that no pulses in any pulse 45 counter 14. Pulse trains 1 and 2, associated with stages 
train occur simU~tane0uslY; for example, a pulse occurs 1 and 2 of counter 14, are illustrated. It may be seen that 
in the output of gate 16 for every 0 to 1 transition in the a pulse omurs in pulse train 1 for every 0 to 1 transition Q output of the first Stage of counter 14, a pulse occurs in the Q output of the first stage of counter 14, a pulse in 
in the output of gate 18 for every 0 to  1 transition in the pulse train 2 for every 0 to 1 transition in the Q output 
Q output of the second stage of counter 14, and so on. 50 of stage 2, and so on. The width of the pulses in these 
Any gating or differentiating arrangement capable of Per- pulse trains may be determined by the width of the clock 
forming this function may be utilized. An illustrated pulses which are also applied to the gates. In addition, a 
example of one such arrangement will be subsequently pulse train will be derived from a gate only with an ap- 
described. propriate control signal (binary 1 or binary 0) applied to 
The pulse trains derived from the Outputs of gates 16, 55 tenminals A-F of FIGURE 1. 
18, 20, 22, 24, 26 and 28 are supplied to combining cir- Considering the overall count-down action of counter 
cuit 30, which circuit may be multiple-input NOR gate. 14 in the illustrative embodiment of FIGURE 1, for an 
Accordingly, the pulse trains from clock pulse gates 16, assumed 128 clock periods, pulse train 1 (from gate 16) 
18, 20, 22, 24, 26 and 28 are combined in a "logical or" has 64 pulses, pulse train 2 (from gate 18) has 32 pulses, 
fashion such that in any time interval the resulting pulse 60 pulse train 3 (from gate 20) has 16 pulses, pulse train 4 
train out of the combining circuit 30 will have a number (from gate 22) has 8 pulses, pulse train 5 (from gate 24) 
of pulses equal to the sum of the number of pulses in has 4 pulses, pulse train 6 (from gate 26) has 2 pulses and 
the selected pulse trains derived from the clock pulse pulse train 7 (from gate 28) has 1 pulse. Various ones of 
gates. these pulse trains, combined with pulse train 1 are shown 
The output of combining circuit 30 is applied as an G.5 in FIGURE 3 to illustrate eight different pulse trains hav- 
input to the first stage of binary counter 32. This counter ing 64 to 71 pulses (per 128 clock periods) as appear at 
the output of combining circuit 30. It is to be noted that 
may be Of the same configuration as binary 'Ounter 14. whenever a pulse train is added to pulse train 1, the spat- The output from the final stage of the counter 32, divided ing between the added pulse and adjacent pulses is one- in frequency Of the count-down Of its 70 half that of the normal spacing of pulses in pulse train 1. 
successive stages, is coupled to phase inverting switch 34. This results in a pulse train out of con,birling circriit 30 Switch 34, in turn, functions to invert the phase of the with a somewhat irregular pulse spacing. 
square wave derived from the Output stage of CcWnter 32 The pulse train from combining network 30 will toggle 
in response to  a signal applied to control terminal 35. the first stage of counter 32 to produce tlte first square Any circuit capable of performing this function may be 75 wave of FIGURE 4. The combined pulse tlaains 1 and 2 
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are shown in FIGURE 4 for convenience of illustration, mechanical switching means to enable selected gates. 
it being understood that the same principles would apply When derived from an accumulator comprised of several 
to the combined pulse trains of FIGURE 3 or any other binary stages, for example, the signals applied to termi- 
combination of pulse trains. Because of the irregular spac- nals A, B, etc., may be derived from whatever stages pro- 
ing between pulses of the combined pulse train some half- s duce the desired result and applied in parallel to termi- 
cycles of the output of the first stage of counter 32 are nals A, B, etc. With the NOR logic utilized in the manner 
only half as long as others. The remaining squale waves illustiated in FIGURE 5, a pulse train will occur for logi- 
of FIGURE 4 represent the output of the second through cal &the absence of a voltage on control terminals A, B, 
seventh stages of counter 32. Although this repeated action etc. Thus, for the embodiment described in conjunction 
of dividing down produces output square waves which are 10 with FIGURE 1, six input terminals (A-F) may be pro- 
somewhat irregular, the relative irregularity is reduced by vided such that 2= or 64 distinct frequencies are produced 
each stage. Thus as seen in FIGURE 4 the relative differ- by appropriate combination of selected pulse trains. 
ence in pulse width arising from the combined pulse trains The gate associated with a seventh stage of counter 14 
becomes less for each successive stage of counter 32. The (sta.ge 1 and gate 16, producing pulse train 1 in the illus- 
result is shown in Table 1, below, where the percent devi- 15 trative embodiment) preferably does not receive a control 
ation is computed using the mean peliod as a reference. voltage and is maintained in a logical state that contin- 
It may he seen by Table 1 that although the average uously produces a pulse train. This provides a base or 
period is increased by dividing-down, the absolute devi- reference frequency to which the above mentioned dis- 
ation remains the same. Therefore, the relative error is tinct frequencies may be added. 
reduced by each division such that it is negligible at the 20 A replesentative example of phase inverting switch 34 
o u t p ~ ~ t  of the final stage of counter 32. is shown in FIGURE 6. This switch may take the form 
TABLE 1 of an "Exclusive O R  logic network 37 (such as type SN515 supplied by Texas Instruments, Inc., Dallas, Tex., 
Ida\ cqc,e M him. cycle M AverJge Wcyelo posltlve Max. neg,"ize or the equivalent) operating in conjunction with NOR 
Gout~ter length leilgth length pellod peliod 25 gate 39. Exclusive OR network 37 has two pairs of in- 
32 atage 
N o  pLyF$$ p ~ ~ ~ 2 $  pe(l;:$ de~,",",',"t deEd,gtputs, and an application of signals of a given logical state 
to such inputs will produce an output of a given phase. 
1 . - . - . -. . - 2 1 1 333 
2 - . . . . . . . 3 2 '2 666 1;::; The function of the NOR gate is to provide phase inver- 
3-.  --. . --. - 6 5 5 333 12  4 - 6 .  sion of the control signal applied to one input of a se- 
4-  - - .- -. - - 11 10 10 666 3 1 
5: .-. - - - 22 21 a1 33.3 3 1 30 lected pair. With a signal applied to control terminal 35 
6 - . -. . . -. 43 42 42 606 .8 -1 5 (for example, logical 1) and with one input pair of Ex- 
7--..- - - - - -  Sb 65 85 333 .8 -. 4 clusive OR network 37 coupled to the Q and a outputs 
of the final stage of counter 32, an output square wave 
An illustrative example of Illore specific circuitry by of a given phase will be produced. Change of the control 
which clock pulse gating may be achieved is in 35 signal from 1 to 0 will cause phase reversal of the output FIGURE 5. The gates lesponding to the first three stages square wave. Thus, the output square wave may have one 
of counter 14 are shown, it being ~~nderstood that any of two phases. 
number of stages and corresponding gates may be utilized. An illustrated example of burst-blank control circuit 40 
As has been noted, each Stage of counter 14 may be a is shown in FIGURE 7.  hi^ includes multiple- binary element such as a flip-flop and accordingly each 40 input NOR gate 41, with the output thereof coupled to 
stage has two oiitputs of inverse polarity, and are flip-flop 43. NOR gate 41 receives one input from clock 
nated as Q and a in accordance with the source 12 and further inputs from each stage of counter previously discussed. Gates 16', Is', ZQ', etc. (correspond- 38. ~h~~~ signals from counter 38 are all of the same 
ing gates 167 20, etc. of are phase, for example, the a output from ihe stages of 
gates-f0r SN512 gates "pplied 45 counter 38. The clock pulse coupled through NOR gate 
by Texas Instrument. Inc., Dallas, Tex., or the equivalent. 41 toggles flip-flop $3.  hi^ corresponds in time with an 
Each gate 16', 18', 2@', etc., receives an input from clock output pulse produced by gate 16 in response to a 0 to 1 
source $2 and an input from the Q output corresponding transition of the Q output of the first stage of counter 14. 
stage of counter 14. In addition, the OLltPut of each ~t the end of one cycle of counter 38 another clock pulse 
counter stage is coupled to a further input of all subse- 50 toggles flip-flop 43. Accordingly, the output of flip-flop 43 
q ~ ~ e n t  successive gates (no such input being ~ lov ided  for is a square wave, the half-period of which corresponds to 
gate 16'). Thus, as shown in FIGURE 5, the Q o ~ ~ t p u t  a count cycle of counter 38. 
of each one of counter stages 1, 2, 3, etc., is coupled to The output of flip-flop 43 is applied to the reset input of 
a corresponding input of one of gates 16', I$', 2@', etc. counter 32. As a result counter 32 counts for one cycle 
In addillon, the output of counter stage 1 is coupled to 55 of 214 clock periods, is maintained in a reset condition for 
f~lrther i n p ~ ~ t s  of each of gates 18', 2@', etc., the a output an equivalent period, counts for a further cycle, and so 
.of counter stage 2 to f~lrther inputs of each of gates 2Q', on. The count cycle provides a "burstn interval during 
etc., and so on. which a square wave output is provided in accordance 
with the foiegoing arrangement, wherein NOR logic with a pulse train input, the reset period provides a is utilized, and with a clock p ~ ~ l s e  of the waveform illus- 60 "blank" interval during which there is no square wave 
trated in FIGURE 2 and no input plovided to contlol ter- output. Since the burst interval is generated in response 
minals A, B, etc., a pulse train will occur out of each to the same clock source as the pulse trains that are com- 
clock pulse gate for each 0 to 1 transition in the Q output bined and processed by counter 32 to produce its output 
of its respective stage. By further applying digital signals square wave, the number of cycles per burst will remain 
in ~ara l le l  to control terminals A, B, etc., such as nlaY be 65 fixed, independent of frequency drift in the clock and will 
derived fiom an accumulator 01 other device with which begin at a predetermined time and with a predetermined 
the digital oscillator of the invention is to be utilized, a phase. 
a pulse train is derived only from selected ones of gates The invention provides, therefore, a digital oscillator 
~s', 20', etc., depending on the data format used. It  is to capable of producing a large number of discrete frequen- 
be understood that the utilization device such as accumu- 70 cies, all derived from a single stable oscillator. A larger 
lator 15 does not form part of the invention and is pre- number of accurately controlled frequencies are obtain- 
sented only as an illustrative example of intended use. It able than previously possible with prior art digital oscil- 
is readily apparent that the contlol signals applied in lators, thus enhancing the coding gain of the system. 
parallel to terminals A, B, etc., may have any selected Bu~st-blank contlol is provided from the same single 
data format and may be applied by either electronic or 7.5 source so that for each single burst the number of cycles 
3,464,018 
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remains constant, independent of frequency drift in the put terminal for receiving a control signal for selec- 
clock. The output signals have one of two known, distinct tively producing said pulse trains; 
phases-that is, the output may be a biorthogonal set. means for combining selected ones of said pulse trains 
The digital oscillator of the invention is particularly use- to produce a single pulse train with a mean pulse rate 
ful where signals derived therefrom are to be recovered equal to the sum of the pulse rates of the selected 
from noisy communication channels by correlation tech- pulse trains; and 
niques. multi-stage frequency dividing means responsive to said 
Although a specific embodiment of the digital oscillator single pulse train for producing a square wave signal 
of the invention has been described with particularity, it is having a constant fundamental frequency component 
not to be limited to the specific circuit arrangements herein proportional to the mean pulse rate of said single 
disclosed, and modifications and variations thereof should pulse train. 
be obvious to those skilled in the art. For example, other 2. The digital oscillator of claim 1 and further includ- 
types of elements may be used than those described and ing a second multi-stage counter responsive to said first 
logic systems other than binary logic may be used. Where multi-stage counter, and control means responsive to said 
a larger number of discrete frequencies are desired than 1 j  second multi-stage counter for periodically resetting said 
specified in the illustrated embodiment, synchronous frequency dividing means. 
counters rather than ripple-through counters may be used. 3. The apparatus of claim 2 wherein said control means 
It  is therefore to be understood that within the scope of responds to said second multi-stage counter to produce a 
the appended claims the invention may be practiced other- square wave signal the half-period of which is equivalent 
wise than specifically set forth. 20 to a count cycle of said second multi-stage counter. 
What is claimed is: 
1. A digital oscillator comprising: References Cited 
- - 
a signal source producing a first pulse signal of con- UNITED STATES PATENTS 
stant pulse rate; 3,036,223 5/1962 Phillips --------- 328-39 XR 
a first multi-stage counter responsive to said first pulse 26 3,184,663 5,1965 Mergler ---------- 328-41 XR 
signal for producing a plurality of pulse trains hav- 
ing a pulse rate differing from one another; 3,263,174 7/1966 Bjorkman et al. --- 307-271 XR 
a plurality of gating circuits each responsive to said ARTHUR GAUSS, primary E~~~~~~~ first pulse signal and to an o ~ l t p ~ ~ t  signal f1on1 a suc- 
cessive stage of said f i~st  counter. each said gating 30 JOHN ZAZWORSKY, Assistant Examiner 
- - 
circuit producing a pulse train characterized in that 
no pulse in any p ~ ~ l s e  train occttrs simultaneously U.S. C1. X.R. 
with any pulse in any other pulse train; and individual 307-271; 328-14, 63, 187; 331-14 
ones of said gating circuits having an additional in- 
